Terasilicon IQ symbol TERASILICON IQENGINEERING THE FUTURE OF SILICON
FORMAL PROPERTY VERIFICATION

Formal Property Verification (FPV)

We use formal property verification to mathematically analyze RTL behavior against defined design intent. Our engineers support assumptions, SVA properties, proof convergence and counterexample-driven debug for safety, protocol and control logic.

SVAProperty ProofAssumptionsCounterexample DebugCoverage

What we support

  • Property planning and verification strategy
  • SVA assertions and assumptions
  • Safety, protocol and control properties
  • Reachability and proof analysis
  • Counterexample and waveform debug

Typical challenges

  • Incomplete or over-constrained assumptions
  • Hard-to-reach corner cases
  • Proof convergence issues
  • Vacuous or weak properties
  • Counterexample root-cause analysis

Client deliverables

  • Property and assumption sets
  • Proof and coverage reports
  • Counterexample debug findings
  • Convergence recommendations
  • Verification closure status
Engineering outcomeMathematical evidence of intended RTL behavior with targeted debug and a structured path towards verification closure.
FORMAL EQUIVALENCE CHECKING

Formal Equivalence Checking (FEC)

We use formal equivalence checking to validate that RTL, netlist and implementation changes preserve intended functionality. The workflow supports compare-point setup, equivalence analysis, mismatch debug and signoff evidence across design transformations.

RTL-to-RTLRTL-to-GateLEC / FEVECO ValidationMismatch Debug

What we support

  • RTL-to-RTL equivalence
  • RTL-to-gate equivalence
  • Compare-point and mapping setup
  • ECO and optimization validation
  • Formal signoff analysis

Typical challenges

  • Mapping and setup mismatches
  • Non-equivalent compare points
  • State or reset differences
  • ECO-induced functional changes
  • Mismatch root-cause analysis

Client deliverables

  • Equivalence setup and results
  • Mismatch debug reports
  • Compare-point analysis
  • ECO validation evidence
  • Signoff-ready equivalence status
Engineering outcomeControlled proof that intended functionality is preserved across RTL, implementation and optimization changes.

CONTINUE EXPLORING

View all capabilities →
RELATED CAPABILITYSTA & Timing ClosureTiming paths, constraints and closure analysis.RELATED CAPABILITYRTL, Design Verification & DFTRTL, UVM, assertions, coverage and testability.

ENGINEERING INQUIRY

HAVE A FORMAL VERIFICATION REQUIREMENT?

Tell us what you are trying to clean, verify, or prove mathematically, and let's explore the right formal verification engagement for your tape-out timeline.

Start your requirement discussion  →View capabilities

Prefer email? sales@terasiliconiq.com